Transistor Level Layout of Integrated Circuits
This
note covers the following topics: Graph Theory, Chips, Linear Gate
Arrays, Two-Dimensional Gate Matrix, Transistor Row Placement, Cell Placement,
Routing, Evaluation of BONNCELL Features.
Author(s): University of Bonn
162 Pages